

pc
100
debug_x1
debug_x2
debug_x3
debug_x4
debug_x5
$sdff
CLK
D
Q
SRST
instruction_rom
pc
instr
immediate_gen
instr
imm
control_unit
funct3
funct7
opcode
alu_ctrl
alu_src
branch
jump
mem_read
mem_to_reg
mem_write
reg_write
12:14
25:31
0:6
7:11
15:19
20:24
reg_file
clk
rd
reg_write
rs1
rs2
rst
write_data
debug_x1
debug_x2
debug_x3
debug_x4
debug_x5
src_a
src_b_raw
alu
alu_ctrl
src_a
src_b
alu_result
data_memory
addr
clk
mem_read
mem_write
rst
write_data
read_data
clk
rst
Made with RapidRTL